VLSI: Basic Question And Answers

VLSI: Basic Question & Answers covers questions about basic vlsi knowledge, design for testability basics, verilog codes, testbenches, basic of git, perforce, python file handling, tool command language, tcl and different vlsi industry based queries and tries to answer them.

VLSI Basics
Design For Testability
Place & Route
Verilog
_Code
_Test Bench
Simulation
Python
TCL
_Basic Examples
VCS
_Git
_Perforce

Showing posts with the label gitShow all

Most Important & Commonly Used GIT Commands: Part 2

Most Important & Commonly Used GIT Commands: Part 2

October 20, 2021

In the 1st part of the most important and commonly used git commands we have talked about git setup, initialization…

Most Important & Commonly Used GIT Commands: Part 1

Most Important & Commonly Used GIT Commands: Part 1

October 15, 2021

Git is a free and open source distributed Version Control System (VCS) that's responsible for everything GitHub…

Load more posts

Search This Blog

Categories

DFT (15)
PnR (1)
Python (1)
simulation (1)
TCL (1)
VCS (2)
Verilog (9)
VLSI Basics (7)

Popular Posts

Testbench For 4 Bit ALU | Verilog Code | VLSI

Testbench For 4 Bit ALU | Verilog Code | VLSI

Synopsys Design Constraints (SDC)

Synopsys Design Constraints (SDC)

4 Bit ALU Design | Verilog Code | VLSI

4 Bit ALU Design | Verilog Code | VLSI

Footer Menu Widget

Home
About
Contact
Privacy Policy
Terms

Designed with by Blogspot Themes | Distributed by Blogger Templates